An increasing number of systems and applications depend on photonics for transmission and signal processing. This includes data centers, communications systems, environmental sensing, radar, lidar, and microwave signal generation. Such systems increasingly rely on monolithic integration of traditionally bulk optical components onto the chip scale to significantly reduce power and cost while simultaneously maintaining the requisite performance specifications at high production volumes. A critical aspect to meeting these challenges is the loss of the waveguide on the integrated optic platform, along with the capability of designing a wide range of passive and active optical elements while providing compatibility with low-cost, highly manufacturable processes, such as those found in CMOS. In this article, we report the demonstration of a record low propagation loss of 3 1 dB∕m across the entire telecommunications C-band for a CMOS-compatible Ta 2 O 5 -core∕SiO 2 -clad planar waveguide. The waveguide design, fabrication process, and optical frequency domain reflectometry characterization of the waveguide propagation loss and group index are described in detail. The losses and dispersion properties of this platform enable the integration of a wide variety of linear and nonlinear optical components on-chip, as well as integration with active rare-earth components for lasers and amplifiers and additionally silicon photonic integrated devices. This opens up new integration possibilities within the data communications, microwave photonics, high bandwidth electrical RF systems, sensing, and optical signal processing applications and research communities.
INTRODUCTION
Ultra-low-loss Si 3 N 4 -core∕SiO 2 -clad planar waveguides (ULLWs) on silicon provide the basis of an integration platform allowing for a broad variety of exceptional active and passive photonics components, such as on-chip erbium-doped lasers [1] , ultra-high-Q resonators [2] , sidewall Bragg grating filters [3] , and arrayed waveguide grating routers [4] . Such a platform is able to take advantage of the high index contrast between silica and silicon nitride to create waveguides that possess sub-millimeter bend radii and sub-dB/cm losses simultaneously. These characteristics enable applications previously supported only by fiber-based components to now be realized with a photonic integrated circuit (PIC) at a lower cost point and a smaller packaging footprint. Example applications include tunable optical true time delays for broadband phased array antennas [5] [6] [7] , optical gyroscope rotational velocity sensors [8] , and programmable dispersion compensating lattice filters [9] .
However, the Si 3 N 4 -core-based platform possesses certain limitations that can be addressed through the substitution of Ta 2 O 5 as a core material, as described in this work. For example, nonlinear optical processes on photonic chips can be used to generate and process signals all-optically with speeds far superior to electronics. For the best performance, such nonlinear processes generally require high mode confinement and dispersion engineering for phase matching [10, 11] . Due to its high tensile film stress, depositing thick (>300 nm) layers of Si 3 N 4 without cracking has historically proven to be a considerable fabrication challenge [10] . Furthermore, optical absorption in the 1.52 μm wavelength region due to nitrogen-hydrogen (N-H) bond resonances (hydrogen being an undesired impurity incorporated into the Si 3 N 4 and SiO 2 films during fabrication) creates a "floor" on the lowest achievable optical loss within the C-band [12] .
Tantalum pentoxide (Ta 2 O 5 ) is a CMOS-compatible material [13, 14] that presents the opportunity to address both the requirements for nonlinear interactions and the fundamental loss limitations of Si 3 N 4 as a waveguide core material, while at the same time preserving a high index contrast that allows for small bend radii (the refractive index of [15] ) and is greater than that of Si 3 N 4 (2.4 × 10 −19 m 2 ∕W [16] ), which allows for a shortercompared to both fiber and Si 3 N 4 -core based waveguides for achieving nonlinear applications such as optical switching. Due to the material's extremely large bandgap value (3.8 eV), two-photon absorption (TPA) and TPA-induced free-carrier absorption are of little to no concern when operating Ta 2 O 5 -based devices at high powers [17] [18] [19] . These important material parameters when considering waveguide design optimizations are summarized below in Table 1 .
Furthermore, the broadband transparent nature of the material means that it is suitable for wavelengths spanning the ultraviolet to the long-wavelength infrared (300-8000 nm) [20] . Finally, due to the low value of film stress of Ta 2 O 5 when compared to a Si 3 N 4 -core-based alternative (100 MPa for Ta 2 O 5 versus 800 MPa for stoichiometric LPCVD Si 3 O 4 ), fabricating thick, high mode confinement waveguides will be less of a fabrication challenge [21] . As well as the aforementioned benefits concerning nonlinear signal generation and processing, such a high confinement factor waveguide design would be advantageous in the development of active devices that leverage rare-earth ion dopants [22, 23] .
Attempts to date at reducing the loss of Ta 2 O 5 -core-based waveguides have focused on the core deposition and subsequent anneal steps of the fabrication process [24, 25] . In [24] , the authors employed a sputter deposition technique for the core region of their Ta 2 O 5 -core∕SiO 2 -clad waveguides, with an O 2 atmosphere anneal protocol immediately following. Their 400 nm thick waveguides were processed into ring resonator structures that showed a propagation loss of 1.5 dB/cm at wavelengths near 1550 nm. In [25] , the authors incorporated a mixture of SiO 2 and Ta 2 O 5 within the core region of their SiO 2 -clad waveguide structures. Such a mixture allowed for a much higher maximum anneal temperature before the crystallization of the Ta 2 O 5 than previously possible (1100°C versus 650°C) [26] . The resulting propagation loss was measured by applying the cutback method in waveguides with lengths between 2.7 and 23.9 cm. The 1.5 μm thick core waveguides displayed a loss of 6 dB/m at a wavelength of 1550 nm. Both of these loss values are most likely dominated by the large degree of waveguide sidewall scattering incurred during their reactive ion-based etching process.
In this paper, we report on record low propagation losses for Ta 2 O 5 -core∕SiO 2 -clad planar waveguides across the entire C-band over the lengths of complete spiral delays. Our structures demonstrate loss that is both lower than the state of the art for a Ta 2 O 5 -core waveguide [25] and that demonstrated by an Si 3 N 4 -core waveguide of an equivalent geometry [27] . We achieve these losses with refined core deposition and anneal processes, as well as through an optimized waveguide geometry and the resulting required etching protocol. We begin with an overview of the waveguide design and fabrication process. We then show optical backscattering reflectometry (OBR) characterization results from spiral waveguide delays. The group index and propagation loss of the waveguide structures are then reported.
WAVEGUIDE DESIGN
The cross-sectional geometry and material stack for our waveguides follow the loss reduction and photonic integration approach reported in [27] and [28] . With Si 3 N 4 and Ta 2 O 5 having roughly equivalent optical indexes of refraction, the majority of waveguide design rules for Si 3 N 4 core structures will also apply to waveguides featuring a Ta 2 O 5 core. In general, when designing a waveguide cross section to minimize loss, there is an inherent compromise between optical confinement and core/cladding interfacial scattering loss. This trade-off manifests itself as an optimization between the lowest possible waveguide bend radius (as a practical matter, taking into account the given available on-chip PIC real estate) and the largest reduction in interfacial scattering loss contributions. When taking into account nonlinear applications, a high degree of optical confinement within the waveguide core is desirable, but this design parameter comes at the expense of an acute sensitivity to waveguide core sidewall scattering.
For planar waveguides, the roughness value at the waveguide sidewall due to optimized dry etching is typically an order of magnitude larger than that of the roughness value for the deposited top/bottom interfaces (1-10 nm versus <1 nm on average). This implies that the optimum lowest-loss single-mode core geometry for a given bend radius has the highest single-mode aspect ratio (width:thickness). Here, we choose a 90 nm Ta 2 O 5 core thickness, with a width of 2.8 μm (the widest possible single-mode core width for the given core thickness). This high aspect ratio design (width:thickness > 10∶1) ensures the waveguide will support only a single spatial mode in the C-band, while at the same time allowing tight (<1 mm, with no additional loss penalty) bends. Figure 1 (a) gives a schematic representation of the cross section of the waveguide, while Fig. 1(b) gives shows the simulated (FIMMWAVE by Photon Design) transverse electric (TE) -polarized optical mode profile for the 1590 nm wavelength.
The transverse magnetic (TM) -polarized mode for such a geometry will have a lower confinement factor within the waveguide core (larger modal cross-sectional area) and thus a larger critical bend radius. The critical bend radius is defined as the Research Article radius at which the total propagation loss is dominated by the contribution from bend loss, rather than from the material or interfacial scattering losses. As a result of this bend limitation, combined with the maximum available field size of our lithography system, we consider in this work only TE-polarized light for waveguide design and loss measurements.
We designed the thickness of the upper and lower SiO 2 claddings as 1.1 and 15 μm, respectively. A thicker upper cladding layer would, in principle, result in a lower propagation loss, but in practice, even 2 μm thick sputter-deposited layers show a drastic decrease in film quality due to the incorporation of additional deleterious scattering centers. The 15 μm lower SiO 2 cladding ensures that the design is unaffected by leakage loss from the Si substrate.
DEVICE FABRICATION AND PROPAGATION LOSS CHARACTERIZATION
To test the optical loss of these waveguides, we designed and fabricated 10 m long Archimedean spiral delays with an innermost minimum bend radius of 2 mm and 0.7 m long spiral delays consisting of Bézier curves having a minimum bend radius of 760 μm and a central loop mirror structure. Waveguide fabrication begins with a 1 mm thick, 100 mm diameter silicon substrate upon which 15 μm of silica is thermally grown by wet oxidation for the lower cladding. Next, 90 nm of Ta 2 O 5 is deposited by sputter deposition. This 90 nm layer is then patterned using a photoresist mask by 248 nm stepper lithography and an optimized CH 3 ∕CF 4 ∕O 2 inductively coupled plasma etch. The etching chamber had CH 3 ∕CF 4 ∕O 2 gas flows of 35∕5∕10 cm 3 ∕ min , a pressure of 0.5 Pa, an RF source power of 500 W, and an RF bias of 50 W. This etching chamber is regularly used to etch various other materials (including Si, GaN, and InP) as part of our shared fabrication space, so if catastrophic contamination were to occur it would manifest during our loss measurements. Figures 4(a)-4(c) show atomic force microscopy (AFM) measurements of the waveguide core top and sidewalls and an optical micrograph of the bus and outermost waveguides of the 10 m long Archimedean spiral. The sidewall roughness of the etching step, a critical factor in achieving low propagation loss, had R a and R q (average and RMS) values of 2.4 and 3.0 nm. The measured sidewall angle was 80°. The resulting surface roughness of the deposited Ta 2 O 5 core after etching had R a and R q values of 0.31 and 0.21 nm. These roughness values, as well as the sidewall angle, are similar to within 10% of what we measure for Si 3 N 4 -core based waveguides. The patterning and etch steps are followed by a 1.1 μm blanket sputter deposition of the upper SiO 2 cladding. After this last deposition, the 100 mm wafer is diced into separate device die. No facet preparation steps besides dicing were taken before testing the samples.
We first characterized the propagation loss of each die before annealing. This allows for a baseline loss measurement, as well as a The minimum bend radius of the Bézier curves was 760 μm, while the outermost radius was 1.7 mm. The loop mirror structure can be seen within the spiral center. Both designs in (a) and (b) also feature 21 mm long straight waveguides as auxiliary test structures. Research Article means of assessing the impact of annealing on both the core and cladding materials. Once the initial testing has completed, we anneal the samples in a furnace containing a 3.0 SLPM N 2 flow at 300°C for 3 h. With an Si 3 N 4 core material, the nominal anneal temperatures routinely reach 1100°C [12] . This allows for maximum reduction in hydrogen-impurity-related absorption loss [29] . However, the Ta 2 O 5 material limits the maximum attainable anneal temperature here, as Ta 2 O 5 crystallizes and catastrophically increases in loss. In accordance with the work presented in [26] , we determined this point to be temperatures above 650°C. Our final 300°C 3 h annealing protocol was experimentally found to be the optimum temperature/time combination for our sputter-deposited samples. After this final processing step, we then re-characterize the propagation loss.
B. Propagation Loss Characterization by Optical Backscattering Reflectometry
In order to quantify the propagation loss of the Ta 2 O 5 waveguides, we utilize the coherent optical frequency domain reflectometry (OFDR) technique using a commercially available system (Luna Inc. OBR 4400) [12, 30] . In the OFDR technique, a continuous-wave laser source is scanned over several tens of nm in wavelength (1535-1600 nm in this case), giving a micron-level spatial resolution of the waveguide delay. It is important to note that the OFDR propagation loss measurement is independent of the excess loss and loss uncertainty incurred during fiber-to-chip coupling and is thus more accurate for very low losses than the commonly used cut-back technique. Additionally, over long length spans, OFDR provides optical attenuation versus propagation distance that captures the loss variability caused by localized variations within the fabrication process. This loss variability can be attributed to imperfections, including those due to failed lithography sections of the waveguide core or to flaws such as micron-sized clusters within the nominally homogenous sputter-deposited upper SiO 2 cladding. Figure 5 shows reflection amplitude data measured for one of the 0.7 m long spiral delays consisting of Bézier curves having minimum bend radii of 760 μm and a central loop mirror structure. Before the OBR scan, the fiber-to-chip coupling and launched polarization are optimized using the OBR source laser, a 3-paddle polarizer, and an infrared camera mounted on a microscope above the sample.
The leftmost peak (near 0 m in distance) is the coupling interface between the fiber and the chip edge. The right peak (near 0.7 m in distance) is the reflection from the on-chip loop mirror structure. It is through this distance relationship that we measured the group index of the waveguide to be 1.55, which agrees with our optical mode simulations and is roughly comparable to that as measured in an Si 3 N 4 core waveguide of a similar geometry [27] . Figure 6 shows the mean and standard deviation of the spectral dependence of the propagation loss within 3 separate die of 10 m long Archimedean spirals. As is shown, even the un-annealed samples display a lower loss across the C-band than the previously recorded lowest-loss Ta 2 O 5 -core waveguide designs [25] . After annealing, the loss is even further reduced to lower than that demonstrated by an Si 3 N 4 core waveguide of an equivalent geometry [27] . Due to various scattering events caused by the imperfect nature of the sputtered upper cladding above the entirety of the 10 m spiral, the annealed samples display an irregular standard deviation over the whole of the wavelength range. Such a yield issue is a remaining challenge of fabricating extremely long, ultralow-loss waveguides.
CONCLUSIONS
In conclusion, we have demonstrated record low measured propagation losses for Ta 2 O 5 -core∕SiO 2 -clad planar waveguides across the full telecommunications C-band. Our design achieves lower loss than any other reported Ta 2 O 5 -core waveguide to the best of our knowledge and also simultaneously lower loss than that demonstrated by an Si 3 N 4 -core waveguide of an equivalent geometry. Our fabrication method, which leverages sputter . OBR data from a 0.7 m long spiral delay. The innermost portion of the delay contains a loop mirror reflector, which is clearly visible as a large reflection on the data trace. The other smaller reflection peaks throughout the propagation length are due to scattering events caused by various fabrication imperfections along the waveguide delay. The dashed red line gives a linear fit of the waveguide backscatter averaged over all measured wavelengths. The magnitude of the propagation loss can be approximated as one-half of the slope of this line. Bend loss was not measurable compared to the propagation loss as experienced over the entirety of propagation through the spiral, as evidenced by the constant slope of the measured backscattered power with respect to distance. Utilizing a series of straight waveguides on this same die, we determined through transmission measurements that the fiber-to-chip coupling loss using a cleaved SMF-28 fiber was 3 dB/facet. [25] is shown with a diamond marker. The loss measurement from [27] of an equivalent geometry with a Si 3 N 4 core is shown with a square marker. deposition of the Ta 2 O 5 core and SiO 2 cladding, greatly reduces the incorporation of deleterious hydrogen during the waveguide construction. This approach can be extended to waveguides with even thinner cores, further lowering the expected absolute propagation loss values through a reduction of sidewall scattering loss. Because Ta 2 O 5 does not exhibit the material absorption of Si 3 N 4 in the C-band, these waveguides could be used for low-loss, high confinement factor designs. Low sidewall scattering loss could be maintained by shallowly etching the core. An initial design for such a low-loss high confinement geometry could consist of a 1.0 μm thick Ta 2 O 5 core layer, surrounded by a SiO 2 cladding. Lateral confinement would be accomplished through a 90 nm shallow etch of a 2.8 μm wide waveguide. Such an approach can furthermore facilitate the combination of deeply etched, small bend radius waveguides and shallowly etched ultra-low-loss waveguides on a single chip. Additionally, due to its CMOS compatibility, Ta 2 O 5 can readily be used as a replacement for Si 3 N 4 in current delay-based applications (gyroscopes, true-time delays, and dispersion compensating filters). Finally, with its favorable nonlinear characteristics, a Ta 2 O 5 core waveguide opens up new avenues for device and PIC development, such as in components that leverage nonlinear optics.
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